| Total No. of Questions: 08] | SEAT No.: | |
|-----------------------------|-----------|--|
| | | |

P2005 [Total No. of Pages: 2

[5059] - 601

R E (Electronics) (End-Semester)

| VLSI DESIGN | | | | | | |
|--------------------------------------|---|--|--|--|--|----------------|
| | | | | | | (2012 Pattern) |
| Time: $2\frac{1}{2}$ Hours] [Max. Mo | | | | | | |
| ructi | ions to the candidates: | | | | | |
| 1) 2) 3) 4) 5) | Answer Q1 or Q2, Q3 or Q4, Q5 or Q6, Q7 or Q8. Neat diagrams must be drawn wherever necessary. Figures to the right side indicate full marks. Use of Calculator is allowed. Assume suitable data, if necessary. | | | | | |
| a) | Explain different architectural modeling types in VHDL give exameach. | nples of [8] | | | | |
| b) | Compare CPLD with FPGA. | [6] | | | | |
| c) | Draw FSM diagram and write VHDL code for 1100 Moore seque | nce.[6] | | | | |
| | OR | | | | | |
| a) | Write a VHDL code for 4 bit Up down counter. Also write test for it. | bench [8] | | | | |
| b) | Draw block diagram and explain architecture of CPLD. | [6] | | | | |
| c) | Draw CMOS inverter and explain voltage transfer curve in deta | ail. [6] | | | | |
| a) | Explain read write operation of 6T SRAM cells with help of diagram. | timing [8] | | | | |
| b) | Give Classification of memories with application of each | [8] | | | | |
| | OR | | | | | |
| a) | Draw and explain DRAM in detail (any two schematics). | [8] | | | | |
| b) | Explain refresher circuit and sense amplifier. | [8] | | | | |
| | b) a) b) a) | (2012 Pattern) (2012 Pattern) (2013 Pattern) (2013 Pattern) (2014 Pattern) (2015 Pattern) (2015 Pattern) (2016 Pattern) | | | | |

| Q5) | a) | Explain global and switch box routing. | [8] |
|----------------|----|---|---------------------------|
| | b) | Explain off chip connections and I/O pad architecture | [8] |
| | | OR | |
| Q6) | a) | Explain power and ground distribution in detail. | [8] |
| | b) | Explain floor planning. Purpose and rules? | [8] |
| Q7) a) | | With reference to BIST explain BILBO, LFSR, CUT, scan clipflops. | nain for [10] |
| | b) | What are the different faults in chip design? What are the techniminimize them. | iques to [8] |
| | | OR | |
| Q 8) | a) | Explain TAP controller with its state diagram. | [10] |
| | b) | What is need of boundary scan? Explain Boundary scan technical. | nique in [8] |

